High Speed, Low Power CMOS ADC's

Much of our research has focused on the pipeline ADC, which lends itself to high-speed, low-power solutions suited to CMOS implementation. Potential applications include video imaging, wireless LAN, personal communication systems, and disk drive read channels. In such applications, it is highly desirable for both power and cost that the ADC be integrable with digital VLSI functions on the same chip. This integration requires low sensitivity to supply noise, compatibility with single-poly technology, and ability to operate on low supply voltages.

Technical documents

People

  • Gray, Paul
  • Abo, Andy -- Low voltage pipeline ADC
  • Chien, George -- Low power pipeline ADC
  • Chiu, Yun -- High resolution pipeline ADC
  • Cho, Thomas -- Low power pipeline ADC
  • Cline, Dave -- High resolution pipeline ADC
  • Feldman, Arnold -- High speed sigma-delta ADC
  • Khoo, Kelvin -- Programmable dual-mode sigma-delta ADC
  • Lin, Li -- High speed parallel pipeline ADC
    • Back to the Analog IC Group page.
    Bugs and suggestions to webmaster@kabuki.eecs.berkeley.edu
    Last modified: Sat Feb 17 18:46:58 1996