A 1.5V, 10-bit, 14MS/s CMOS Pipeline Analog-to-Digital Converter

Author(s): Andrew M. Abo, Paul R. Gray

PDF File, MIF File, Postscript File, Author's home page
Return to main menu

Abstract

A 1.5V, 10-bit, 14.3MS/s pipeline analog-to-digital converter was implemented in a 0.6um CMOS technology. Emphasis was placed on observing device reliability constraints at low voltage. MOS switches were implemented without low-threshold devices by using a bootstrapping technique that does not subject the devices to large terminal voltages. The converter achieved a peak SNDR of 58.5 dB, maximum DNL of 0.51 LSB, maximum INL of 0.66 LSB and a power consumption of 36 mW.












This page generated by slide2html 1.1
File Created: Fri Sep 11 16:46:59 PDT 1998